Regviz

Silicon Labs /Series0 /EZR32HG /EZR32HG320F64R68 /WDOG /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series0/EZR32HG/EZR32HG320F64R68/WDOG/CTRL#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (EN)EN0 (DEBUGRUN)DEBUGRUN0 (EM2RUN)EM2RUN0 (EM3RUN)EM3RUN0 (LOCK)LOCK0 (EM4BLOCK)EM4BLOCK0 (SWOSCBLOCK)SWOSCBLOCK0PERSEL0 (ULFRCO)CLKSEL

CLKSEL=ULFRCO

Description

Control Register

Fields

EN

Watchdog Timer Enable
DEBUGRUN

Debug Mode Run Enable
EM2RUN

Energy Mode 2 Run Enable
EM3RUN

Energy Mode 3 Run Enable
LOCK

Configuration lock
EM4BLOCK

Energy Mode 4 Block
SWOSCBLOCK

Software Oscillator Disable Block
PERSEL

Watchdog Timeout Period Select
CLKSEL

Watchdog Clock Select

0 (ULFRCO): ULFRCO

1 (LFRCO): LFRCO

2 (LFXO): LFXO

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data